february 2012 doc id 17811 rev 2 1/17 17 srk2000 synchronous rectifier smart driver for llc resonant converters features secondary-side synchronous rectifier controller optimized for llc resonant converters protection against current reversal safe management of load transient, light load and startup condition intelligent automatic sleep-mode at light load dual gate driver for n-channel mosfets with 1 a source and 3.5 a sink drive current operating voltage range 4.5 to 32 v programmable uvlo with hysteresis 250 a quiescent consumption operating frequency up to 500 khz so8 package applications all-in-one pc high-power ac-dc adapters 80+/85+ compliant atx smps 90+/92+ compliant server smps industrial smps description the srk2000 smart driver implements a control scheme specific to secondary-side synchronous rectification in llc resonant converters that use a transformer with center-tap secondary winding for full-wave rectification. it provides two high-current gate-drive outputs, each capable of driving one or more n-channel power mosfets. each gate driver is controlled separately and an interlocking logic circuit prevents the two synchronous rectifier mosfets from conducting simultaneously. the control scheme in this ic allows for each synchronous rectifier to be switched on as the corresponding half-winding starts conducting and switched off as its current goes to zero. a unique feature of this ic is its intelligent automatic sleep- mode. it allows the detection of a low-power operating condition for the converter and puts the ic into a low consumption sleep-mode where gate driving is stopped and quiescent consumption is reduced. in this way, converter efficiency improves at light load, where synchronous rectification is no longer beneficial. the ic automatically exits sleep-mode and restarts switching as it recognizes that the load for the converter has increased. a noticeable feature is the very low external component count required. figure 1. internal block diagram table 1. device summary order code package packing srk2000d so-8 tube SRK2000DTR tape and reel so-8 ' $ 0 ' . $ $ 2 ) 6 % 2 ' $ 6 # # 6 5 6 , / 6 5 6 , / $ 6 3 $ 6 3 3 ' . $ 6 # / . 4 2 / , , / ' ) # $ 2 ) 6 % 2 4 ) - % 2 3 6 2 e g u l a t o r % . / 6 % 2 4 % - 0 3 % . 3 / 2
6 # 5 2 2 % . 4 6 / , 4 ! ' % # / - 0 ! 2 ! 4 / 2 3 www.st.com
contents srk2000 2/17 doc id 17811 rev 2 contents 1 pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 2 maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 3 typical application schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 4 electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 5 application information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 5.1 en pin: pin function and usage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 5.1.1 pull-up resistor configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 5.1.2 resistor divider configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 5.1.3 remote on/off control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 5.2 drain voltage sensing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 5.3 gate driving . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5.4 intelligent automatic sleep-mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5.5 protection against current reversal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5.6 layout guidelines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 6 package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 7 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
srk2000 pin description doc id 17811 rev 2 3/17 1 pin description figure 2. pin configuration table 2. pin description n. name function 1sgnd signal ground. return of the bias current of the device and 0 v reference for drain-to-source voltage monitors of both sections. route this pin directly to pgnd. 2en drain voltage threshold setting for synchronous rectifier mosfet turn-off. uvlo threshold programming. this pin is typically biased by either a pull-up resistor connected to vcc or by a resistor divider sensing vcc. pulling the pin to ground disables the gate driver outputs gd1 and gd2 and can therefore be used also as enable input. 3 4 dvs1 dvs2 drain voltage sensing for sections 1 and 2. these pins are to be connected to the respective drain terminals of the corresponding synchronous rectifier mosfet via limiting resistors. when the voltage on either pin goes negative, the corresponding synchronous rectifier mosfet is switched on; as its (negative) voltage exceeds a threshold defined by the en pin, the mosfet is switched off. an internal logic rejects switching noise, however, extreme care in the proper routing of the drain connection is recommended. 5 7 gd2 gd1 gate driver output for sections 2 and 1. each totem pole output stage is able to drive power mosfets with a peak current of 1 a source and 3.5 a sink. the high-level voltage of these pins is clamped at about 12 v to avoid excessive gate voltages in case the device is supplied with a high vcc. 6pgnd power ground. return for gate-drive currents. route this pin to the common point where the source terminals of both synchronous rectifier mosfets are connected. 8vcc supply voltage of the device. a small bypass capacitor (0.1 f typ.) to sgnd, located as close to the ic?s pins as possible, may be useful to obtain a clean supply voltage for the internal control circuitry. a similar bypass capacitor to pgnd, again located as close to the ic?s pins as possible, may be an effective energy buffer for the pulsed gate-drive currents. gd2 sgnd en dvs1 dvs2 vcc gd1 pgnd 1 2 3 4 8 7 6 5 gd2 sgnd en dvs1 dvs2 vcc gd1 pgnd 1 2 3 4 8 7 6 5
pin description srk2000 4/17 doc id 17811 rev 2 figure 3. typical system block diagram , ! 3 ) & |